


- 01. Block Diagram
- 02. System Setting
- 03. CPU(1) _DDI/eDP
- 04. CPU(2) _DDR4
- 05. CPU(3) _+VCCCORE
- 06. CPU(4) _+VCCGT
- 07. CPU(5) _+VDDQ/IO/SA
- 08. CPU(6) _CPU GND
- 09. CPU(7) _CFG/RSVD
- 15. DDR4(0) _Termination
- 16. DDR4(1) _Memory Down
- 17. DDR4(2) _SO-DIMM1
- 18. DDR4(3) _CA/DQ Voltage
- 20. PCH(1) _SMB,LPC
- 21. PCH(2) _LPS5,ISH
- 22. PCH(3) _HDA,SDIO
- 23. PCH(4) _PCIE,SATA,USB,SSIC
- 24. PCH(5) _CLK,RTC,HDA,SDIO
- 25. PCH(6) _SYS PWR
- 26. PCH(7) _POWER
- 28. PCH(8) _SPI,SMB
- 30. EC _IT8987E/BX
- 31. TP / Keyboard
- 32. RST _Reset Circuit
- 33. INTEL LAN _I219
- 34. RJ45
- 36. AUDIO _ALC255
- 37. AUDIO _COMBO JACK
- 40. Card Reader-RTS5229
- 44. BUG _Debug
- 45. eDP _output
- 46. CRT RTD2166
- 47. Display Port Switch
- 48. TV(1) _HDMI
- 50. THERMAL / FAN
- 51. SATA HDD/ SSD
- 52. USB JACK
- 53. NGFF _WLAN/ WiGig
- 56. LED
- 57. Discharge
- 60. DC-IN/ Batt connector
- 61. Touch Panel
- 62. TPM
- 65. ME _CONN,Skew Hole
- 66. BRD Conn
- 67. MLB to IO
- 68. BYPASS EC SEQUENCE
- 70. VGA-PCIE
- 71. VGA-N16P-GT FRAME BUFFER GDDR5
- 72.VGA _RGB,XTAL GDDR5
- 73. VGA _LVDS _HDMI GDDR5
- 74.VGA _GPIO,STRAP GDDR5
- 75. _VGA _Power,GND GDDR5
- 76. _VGA _CHA VRAM GDDR5
- 77. _VGA _CHB VRAM GDDR5
- 80. _POWER _VCORE for U22
- 81. _POWER _SYSTEM
- 82. _POWER _+1.0VSUS & 2.5V
- 83. _POWER _DDR & VTT _DSC
- 84. _POWER _+1.8VSUS
- 85. _POWER _+1.5VS _VGA
- 86. _POWER _+1.05VS _VGA
- 87. _POWER _+VGA _VCORE
- 88. _POWER _CHARGER
- 89. _POWER _AC _PD Input
- 90. _POWER _DETECT
- 91. _POWER _LOAD SWITCH
- 92. _POWER _PROTECT
- 93. _POWER _SIGNAL
- 94. _POWER _FLOWCHART
- A01. P4 _Swap Bay
- A02. P4 _Smart card reader
- A03. P4 _IO DB
- A04. P4 _LED DB
- A05. P4 _TP Button DB
- A06. P4 _KB LED DB
- A07. P4 _IO DB

P2 Kaby Lake U (2+2) Rev1.0

BLOCK DIAGRAM



Power

- VCORE/GT/SA (Page 80)
- System (5V & 3.3V) (Page 81)
- +1.0VSUS & 2.5V (Page 82)
- DDR & VTT (Page 83)
- +1.8VSUS (Page 84)
- +1.35VS_VGA (Page 85)
- +1.05VS_VGA (Page 86)
- +VGA_VCORE (Page 87)
- BATTERY CHARGER (Page 88)
- Type-C PD (Page 89)
- POWER DETECT (Page 90)
- LOAD SWITCH (Page 91)
- Power Protect (Page 92)

D.B.



Discharge Circuit (Page 57)	DC & BATT. Conn. (Page 60)	Swap Bay DB (Page A01-A03)	IO DB (Page A07)	LED DB (Page A04)
Reset Circuit (Page 32)	Skew Holes (Page 65)	TP DB (Page A05)		


Function Remove List:



1. Remove WIGIG
2. Remove NFC
3. Remove Touch Panel
4. Remove Finger Print
5. Remove G-Sencor
6. IO Board remove Smart Card Reader and one Port USB2


WWW.AITECH1.RU

<Variant Name>	
PEGATRON Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Engineer:	
Size	Subject Name
Date	Wednesday, August 23, 2017
Sheet	2 of 108












+1.2V	+1.2V	4,15,16,17,18,57,83
+VCCST_CPU	+VCCST_CPU	3,5,9,25
+VCCSTG	+VCCSTG	3,5
+VCCIO	+VCCIO	3,57,91
+VCCSA	+VCCSA	57,80
+5VSUS	+5VSUS	41,42,52,56,67,81
+12VSUS	+12VSUS	81,91
+1.0V	+1.0V	57,91


WWW.AITECH1.RU



6.4 Reset and Miscellaneous Signals

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of "1" if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted;<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall.0 = Stall.CFG[1]: Reserved configuration lane.CFG[2]: PCI Express® Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.CFG[3]: Reserved configuration lane.CFG[4]: eDP enable:<ul style="list-style-type: none">1 = Disabled.0 = Enabled.CFG[6:5]: PCI Express® Bifurcation<ul style="list-style-type: none">00 = 1 x6, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*CFG[7]: PEG Training:<ul style="list-style-type: none">1 = (default) PEG Train immediately following RESET# de assertion.0 = PEG Wait for BIOS for training.CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.



Intel confirm this pin is pulled high to +VCCST_CPU for CannonLake

1.3.2 [U] Skylake-U and Cannonlake-U Compatibility Decoupling Requirement

Two reserve pins (U11 and U12) for 1.8V were added to Skylake-U PCH to support Cannonlake-U PCH compatibility. For Skylake-U, the following changes will be made to Table 52-8 in the Skylake U/Y Platform Design Guide (IDP#543016).

Table 52-8 - Decoupling and Power Connection Requirement for Skylake-U PCH

Voltage Supply	Area	PCB Pin sharing power rail	Value	Size	Quantity	Placement Type (to memory / to I/O)	Place constraint(s) (to ball(s))
V1.8A	VCCPGPF	AP16	-	-	-	-	-
	VuATS	AA1	1 uF	0402	1	E (x10 mm)	AA1
	VCC_1P8	U13, U12	1 uF	0402	1	E (x10 mm)	U11, U12 (Note 1 & 5)

WWW.AITECH1.RU

<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer:	
Size	Object Name	Date	Rev
		Wednesday, August 23, 2017	1.1
		Sheet	108
		of	108

WWW.AITECH1.RU

<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size	Subject Name	Rev. 1
Date	Wednesday, August 23, 2017	Sheet 11 of 108

WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date:	Wednesday, August 23, 2017		Sheet 12 of 108

WWW.AITECH1.RU


Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Wednesday, August 23, 2017		Sheet 13	of 108

WWW.AITECH1.RU


<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size	Subject Name	Rev. 1
Date	Wednesday, August 23, 2017	Sheet 14 of 108













DDR4(0)_Termination

+0.6VS  +0.6VS 17,57,83
+1.2V  +1.2V 4,7,16,17,18,57,83




Average placed close to +VDDQ_VTT power plane





STD



DDR4_SO_260P
12V02GBSM007

Table 4-52. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 SODIMM 1DCK	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
		Placeholder		
		Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0805)	
	VPP	Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
		DRAM Side	2x 10 μ F (0603)	
VDDSPD	VDDSPD	DRAM Side	2x 1 μ F (0402)	
		Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 2.2 μ F (0402)	

Notes:
1. Total quantity is referring to 2 channels.

<Variant Name>

PEGATRON Title:DDR4(1)-SO-DIMM

PEGATRON PROPRIETARY AND CONFIDENTIAL


SG17HW3 Engineer: Bill Yang

Size Custom Project Name AQSEB Rev 1.0

Date: Wednesday, August 23, 2017 Sheet 17 of 108


M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off

M3 →



M1 →

M3 →



M1 →

Figure 4-46. SKL U DDR4/-RS x16 Devices Memory Down V_{REF-CA} Overview







Figure 4-45. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview



<Variant Name>

WWW.AITECH1.RU

<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size	Subject Name	Rev. 1
Date: Wednesday, August 23, 2017		Sheet 19 of 108



940432
01V010000015

WWW.AITECH1.RU




HDA_SDO - Internal weak pull down
FLASH_DESCRIPTOR SECURITY OVERRIDE
0 : Enable
34 : Disable

+3VS +3VS 3,4,17,20,21,23,24,28,30,31,32,36,37,41,42,45,46,47,48,50,51,53,57,61,62,67


+3VSUS_ORG +3VSUS_ORG 20,21,23,25,26

SPKR - Internal weak pull down
0 : Disable TOP Swap mode (default)
1 : Enable Top Swap Enable


Default is GPO, to reserve pull high to +3VSUS_ORG







+VCCF24NS_1P0	+VCCF24NS_1P0	26
+VCC_RTC	+VCC_RTC	25,26,36,60
+AC_BAT_SYS	+AC_BAT_SYS	41,43,45,80,81,82,83,85,87,88
+3VS	+3VS	3,4,17,20,21,22,23,28,30,31,32,36,37,41,42,45,46,47,48,50,51,53,57,61,62,67,91,92
+3VA	+3VA	30,31,36,43,53,56,57,67,81,88,93



A 10 K $\pm 5\%$ external pull-up resistor required to core rail, but the corresponding CLKREQ# function can be disabled by means of the Intel ME FW.




If CLKREQ# control is not needed, say for a free running clock, do not pulldown signal to GND. This will increase leakage in Sx states.





<Variant Name>

PEGATRON		THIS CLK, RTC, HDA, SDIO	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG11HW3		Engineer: Bill Yang	
Size	Project Name	Rev	
Custom	AQ5EB	1.0	
Date:	Wednesday, August 23, 2017	Sheet	24 of 108



+3VSUS	4,24,26,28,30,31,33,42,51,53,62,67,68,81,92
+VCCDSW	26,30
+3VSUS_ORG	20,21,22,23,26
+3V	31,41,44,57,67,82,91
+VCC_RTC	24,26,36,60
+VCCST_CPU	3,5,7,9





EC delay ALL_SYSTEM_PWRGD 2ms

+VDDQ/+VCCST_CPU/+VCCSTG to VCCST_PWRGD must > 1ms

WWW.AITECH1.RU


<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		
Size	Subject Name	Rev. 1
Date	Wednesday, August 23, 2017	Sheet 27 of 108

PCH SPI ROM



WWW.AITECH1.RU

PCH SMBus




WWW.AITECH1.RU

<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title> Engineer:		
Size C	Project Name AQ5EB	Rev 1.1
Date:	Wednesday, August 23, 2017	Sheet 29 of 108




PEGATRON		Title : RST_Reset Circuit	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size Custom	Project Name AQ5EB	Rev 1.0	
Date: Wednesday, August 23, 2017		Sheet 32 of 108	






If LAN is the only device on SMBUS, the SMBUS pull-up can be on +3.3V_LAN.




+3.3V_A is always on during G3->S5, S0, Sx, and DeepSx states.





+3VSUS +3VSUS 4,24,25,26,28,30,31,33,42,51,53,62,67,68,81,92



WWW.AITECH1.RU



LAN





Place near chassis GND


WWW.AITECH1.RU

<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name AQSEB		Rev 1.1
Date: Wednesday, August 23, 2017		Sheet	35 of 108

AUD_ALC255




2015.12.07
R1.1
EMI build confirm




<<Attention>>
For power on/off de-pop circuit and system booting warning signal: Please System BIOS Engineer Note :
1. If you want the system make warning signal after power on , please let EC_MUTEH High.
2. If your design want to system make warning signal, for example No CPU or Memory installation or Bad BIOS,
please change to OR Gate or contact our local FAEs for more details about the control circuit




Grounding circuit for combo jack SLEEVE pin




To solve the background noise while combojack connecting to an active speaker and system entry into S3/S4/S5 without analog power.




AMP De-Pop Control circuit





Universal Audio Jack



DMIC



Single MIC	Left Channel	Right Channel
CS Pin	Pull Down	Pull Up



<Variant Name>

PEGATRON		Title: COMBO JACK	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size: Custom	Project Name: AQ5EB	Rev: 1.0	
Date: Wednesday, August 23, 2017		Sheet: 37	of 108

WWW.AITECH1.RU






<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name AQ5EB	Rev 1.1	
Date: Wednesday, August 23, 2017		Sheet	38 of 108

WWW.AITECH1.RU


<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name AQ5EB	Rev 1.1	
Date: Wednesday, August 23, 2017		Sheet 39 of 108	

WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Wednesday, August 23, 2017		Sheet 40	of 108



A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1




ESD

Hardware Solution For Dead Battery

For notebook applications, if the battery charger needs higher voltage than 5V to operate correctly, execute the steps below in the order they are listed:

VBUS_USB_TYPE_C		VBUS_USB_TYPE_C	41,42
+AC_BAT_SYS		+AC_BAT_SYS	41,45,80,81,82,83,85,87,88
+3VDB_EC		+3VDB_EC	30
+5VSUS_CCL		+5VSUS_CCL	41,42


Requirement of U1:
1) Vin range: 4V-30V.
2) Vout: EC's operating voltage + Vf of D1
3) Output current >= EC's operating current.



<Variant Name>


PEGATRON		Title : Dead Battery	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Bill Yang	
Size Custom	Project Name AQ5EB		Rev 1.0
Date: Wednesday, August 23, 2017	Sheet	43	of 97

Controller circuit



PCH


Camera




eDP HPD



LCD_VCC for eDP




Check PCH/FCH or CPU PD




eDP Connector

NOTE:
Entire trace of Panel_VCC & LCD_VCC should be wider than 80-mil





Power



CPU Interface

DP main link total length < 8 inch
VIA < 2



Rom / Flash Mode :

		POL1 (Pin10)	
		0	1
POL2 (Pin9)	0	No Use	No Use
	1	(V) Rom mode	Ext Flash mode



Embedded EDID setting :

EDID_SET (Pin11)	Mode
0 or NC	(V) Disable RTD2166 Embedded EDID
1	Enable RTD2166 Embedded EDID

LDO Mode :

LDO_RSTB (Pin27)	Mode
1 or NC	(V) embedded LDO Mode
0	External 1.2V Mode



1: Pull High 0: Pull Down




```
CRT_HV Sync Voltage setting :
R4605 : 5V
R4606 : 3.3V
```



D-SUB Connector





HDMI



WWW.AITECH1.RU



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name AQSEB		Rev 1.1
Date: Wednesday, August 23, 2017		Sheet	49 of 108





+3VS ○ ○ +3VS 3,4,17,20,21,22,23,24,28,30,31,32,36,37,41,42,45,46,47,48,51,53,57,61,62,67,91,92
 +5VS ○ ○ +5VS 31,36,45,46,48,51,56,57,67,80,87,91

WWW.AITECH1.RU


HDD




HDD G-Sensor





TPS2544 Device True Table



System Global Power State	TPS2544 Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP (Standard Downstream)	1	1	0	1 or 0	ILIM_HI / ILIM_LO
S0	SDP, no discharge to / from CDP	1	1	1	0	ILIM_LO
S0	CDP, if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S3/S4/S5	Auto mode, no mouse wake	0	0	1	0	ILIM_HI
S3	Dedicated Charging Port Auto mode, keyboard/mouse wake up	0	1	1	X	ILIM_HI
S3	SDP, keyboard / mouse wake-up	0	1	0	1 or 0	ILIM_HI / ILIM_LO



PLACE ESD Diodes near USB Connector





WLAN/ WiGig / BT


Place 0.1UF near pin 2,4

Place 0.1UF near pin 72,74.

Place 10UF near +3V_WLAN_WP1 source side.



CL_RST# R5358 1 2 00hm



PEGATRON Title : WLAN/ WiGig / BT

Size	Project Name	Rev
Custom	A05EB	1.0





Date: Wednesday, August 23, 2017 Sheet 53 of 108

WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date:	Wednesday, August 23, 2017		Sheet 54 of 108

WWW.AITECH1.RU

Title			
<Title>			
Size	Document Number		Rev
A	AQ5EB		1.1
Date:	Wednesday, August 23, 2017	Sheet	55 of 108




WWW.AITECH1.RU

Title <Title>			
Size A	Document Number AQ5EB		Rev <RevCode>
Date:	Wednesday, August 23, 2017	Sheet	58 of 108

WWW.AITECH1.RU

<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name AQSEB		Rev 1.1
Date: Wednesday, August 23, 2017		Sheet	59 of 108




DC Jack WTB CONN






+VCC_RTC	+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC	28,30,32
+3VA_C	+3VA	24,30,31,36,43,53,56,57,67,81,88,93
+5VA_C	+5VA	31,56,81
+1.0VSUS	+1.0VSUS	26,82
+1.8VSUS	+1.8VSUS	9,21,24,26,84
+3VSUS	+3VSUS	4,24,25,26,28,30,31,33,42,51,53,62,67,68,81,92
+5VSUS	+5VSUS	41,42,52,56,67,81
+12VSUS	+12VSUS	81,91
+3V	+3V	25,31,41,44,57,67,82,91
+12V	+12V	91
+3VS	+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,41,42,45,46,47,48,50,51,53,57,61,62,67,91,92
+5VS	+5VS	31,36,45,46,48,50,51,56,57,67,80,87,91
+12VS	+12VS	28,31,57,62,91
+AC_BAT_SYS	+AC_BAT_SYS	41,43,45,80,81,82,83,85,87,88
+A/D_DOCK_IN	+A/D_DOCK_IN	89
+BAT_CON	+BAT_CON	88
+VCCORE	+VCCORE	5,57,80
+VCCGT	+VCCGT	6,57,80
+VCCSA	+VCCSA	7,57,80
+VCCIO	+VCCIO	3,7,57,91
+RTCBAT	+RTCBAT	24

Battery Connector





WWW.AITECH1.RU



The diagram shows a circuit for a 7mA current source. It consists of a +3VS voltage source connected to a network of four capacitors: C6204 (0.1UF/16V), C6202 (1UF/6.3V), C6205 (0.1UF/16V), and C6206 (0.1UF/16V). The capacitors are connected in a specific configuration to create a current source. The output current is labeled as 7mA. The circuit is connected to GND.



WWW.AITECH1.RU











WWW.AITECH1.RU

Title			
<Title>			
Size	Document Number		Rev
A	AQ5EB		1.1
Date:	Wednesday, August 23, 2017	Sheet	63 of 108

WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Wednesday, August 23, 2017		Sheet 64	of 108




<Variant Name>

PEGATRON		Title ME_CONN,Skew Hole	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Bill Yang	
Size Custom	Project Name AQ5EB		Rev 1.0
Date Wednesday, August 23, 2017		Sheet 65	of 108




WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Wednesday, August 23, 2017		Sheet 66 of 108	








WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date:	Wednesday, August 23, 2017		Sheet 69 of 108



LVDS





WWW.AITECH1.RU

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Wednesday, August 23, 2017		Sheet 77 of 108	


WWW.AITECH1.RU

PEGATRON		Title : ****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Raly Hsieh</i>	
Size A	Project Name AQ5EB		Rev 1.0
Date: <u>Wednesday, August 23, 2017</u>		Sheet	78 of 99

WWW.AITECH1.RU

PEGATRON		Title : ****	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Raly Hsieh</i>	
Size A	Project Name AQ5EB		Rev 1.0
Date: <i>Wednesday, August 23, 2017</i>		Sheet	79 of 99

VCORE & VCCGT & VCCSA POWER SUPPLY




VCore
VID1 : 0.9V
Vboot : 0V
Iccmax = 29A
PL2 TDC=21A
LL=2.4mV/A
OCP=43.5A


VCCGT
VID1 : 0.9V
Vboot : 0V
Iccmax = 31A
PL2 TDC = 18A
LL=3.1mV/A
OCP=46.5A

VCCSA
VID1 : 0.9V
Vboot : 1.05V
Iccmax = 4.5A
PL2 TDC = 4A
LL=10.3mV/A
OCP=6.75A


5V0 & 3V0 POWER SUPPLY




1.0VSUS POWER SUPPLY



2.5V POWER SUPPLY




DDR & VTT POWER SUPPLY



VID	Reference Voltage (V)
High	0.675
Low	0.75

SKU	Load current (A)	Low-side MOSFET (pcs)	Output 22uF/6.3V MLCC (pcs)
UMA	0 ~ 5	1	4
DSC	0 ~ 8	2	5

1.8VSUS POWER SUPPLY




+1.8VO
MAX current :0.1169A
PWR Cap. :20uF
Total Cap. :20uF


<Variant Name>


PEGATRON		Title : POWER_+1.8VSUS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name AQ5EB		Rev 2.2
Date: Wednesday, August 23, 2017		Sheet 84 of 94	

1.35VS_VGA POWER SUPPLY



1.5VS POWER SUPPLY





VGA_CORE POWER SUPPLY



```
+VGA_VCORE(Package type:N16VS-GT)
DC Tolerance      :+-20mV
```

Overshoot/undershoot
Transient noise tolerance: -10% ~ +20% within 20MHz BW
High frequency noise: 400mV pk-pk within 1GHz BW

```
VID:0.6V ~ 1.2V
Number of programmable Volt: 96 levels
Programmable volt steps:      6.25mV
Settling Time: < 100us for rising, no restriction on falling
```

VGA_PSI#	VO_action
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM

	N16	N16S_CT
R8723	39K	20K
R8721	39K	20K
R8716	1.5K	2K
R8713	31.5K	18K
C8720	>1.8nF	2.7nF
Vstep	6.25mV	6.25mV
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.875V	0.9V
openVr		
Config	A	B



<Variant Name>



PEGATRON Title : +VGA_VCORE
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: **Adams Lin**

Size Custom	Project Name AQ5EB	Rev 2.2
Date: Wednesday, August 23, 2017	Sheet 87 of 94	

Date: Wednesday, August 23, 2017 Sheet 87 of 94

BATTERY CHARGER




PROCHOT SET +5V0, +-5%

65W adaptor (120%): $I_{out}=20*0.01*4.104=0.82V$
R8823=19.6K; Typ=0.819V, Max=0.875V, Min=0.765V


45W adaptor (110%): $I_{out}=20 \times 0.01 \times 2.6=0.52V$
R8823=11.8K; $Typ=0.528V$, $Max=0.553V$, $Min=0.503V$

65W adaptor 要上件


2 Input switch Circuit



WWW.AITECH1.RU



BATTERY IN DETECT



<Variant Name>

PEGATRON

Title : POWER_DETECT

PEGATRON PROPRIETARY AND CONFIDENTIAL



Engineer: Adams Lin

Size Custom	Project Name AQ5EB	Rev 2.2
Date: Wednesday, August 23, 2017	Sheet 90	of 94

SUSC#_PWR POWER

SUSB#_PWR POWER

DSC_VGA_PWR POWER



GC6 Cold boot/Optimus:
3V3_AON & 3V3_MAIN --> NVVDD --> PEX_VDD --> FBVDD/Q

GC6 2.0 Exit:
3V3_MAIN --> NVVDD --> PEX_VDD


Power up Sequencing

- 1.The ramp time for any rail must be more 40us and is recommended to be less than 2ms
- 2.The previous power rail must ramp up to 90% before the next power rail can start ramping up

Power down Sequencing

- 1.There is no specific power down sequence
- 2.Residual voltage from power down must not violate ther power up sequence when back to back GPU power down and power up event take place

WWW.AITECH1.RU





DSC_VGA_PWR POWER Control

SUSC#_PWR POWER Control

<Variant Name>



PEGATRON Title : POWER_LOAD SWITCH			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size	Project Name	AQ5EB	Rev 22
Custom			
Date: Wednesday, August 23, 2017	Sheet 91	of 94	


POWER GOOD DETECTOR



<Variant Name>


PEGATRON		Title : POWER_PROTECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size Custom	Project Name	AQ5EB	Rev 2.2
Date:	Wednesday, August 23, 2017	Sheet	92 of 94






Design rating	OCP setting
(5mA)	
(5mA)	
(0.6909A)	
(0.245A)	
(3.95815A)	OCP>A
(0.051A)	
(0.12A)	
(0.1155A)	
(4.2A)	OCP>A
(2.3513A)	
(0.056A)	
(1.6583A)	
(1.8018A)	
(2.282A)	OCP>A
(0.168A)	
(5.76A)	OCP>A
(0.6A)	
(0.48A)	OCP>A
(0.1169A)	OCP>A
(2.94A)	
(1.036A)	
(30A)	
(U22) (21A)	OCP>A
(U22) (18A)	OCP>A
(U22) (4A)	OCP>A

P4_LED BRD










P4_TP-button BRD

TP_BRD to TP_Model



PEGATRON		Title : P4_TP-button BRD	
BG1/HW3		Engineer: Bill Yang	
Size	Project Name	AQ5EB	Rev
Custom	P/N		1.0
Date: Wednesday, August 23, 2017		Sheet	105 of 110



WWW.AITECH1.RU

PEGATRON		Title :	P4_KB_LED
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size	Project Name		Rev
Custom	AQ5EB		1.1
Date: Wednesday, August 23, 2017		Sheet	106 of 108